32-Channel Serial To Parallel Converter With Open Drain Outputs

Features

- Processed with HVCMOS® technology
- Sink current minimum 100mA
- Shift register speed 16MHz
- Polarity and blanking inputs
- CMOS compatible inputs

Applications


- Inkjet and Electrostatic Print Heads
- ► AC-Electroluminescent Displays
- MEMS Applications

General Description

The HV5623 is a low-voltage serial to high-voltage parallel converter with open drain outputs. This device has been designed for use as a driver for AC-electroluminescent displays. It can also be used in any application requiring multiple output high voltage current sinking capabilities, such as driving inkjet and electrostatic print heads, plasma panels, and vacuum fluorescent or large matrix LCD displays.

This device consists of a 32-bit shift register, 32 latches, and control logic to perform the polarity selection and blanking of the outputs. Data are shifted through the shift register on the high to low transition of the clock. The HV5623 shifts in a clockwise direction when viewed from the top of the package. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the $\overline{\text{LE}}$ (latch enable), $\overline{\text{BL}}$ (blanking), or $\overline{\text{POL}}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{\text{LE}}$ (latch enable) input is high. The data in the latch is stored when $\overline{\text{LE}}$ is low.

Block Diagram



Ordering Information

Device	High Voltage Output HV _{OUT} (max V)	44-Lead QFN 7.00x7.00mm body, 0.80mm height (max), 0.50mm pitch
HV5623	220	HV5623K7-G

-G indicates package is RoHS compliant ('Green')




Absolute Maximum Ratings

Parameter	Value
Supply voltage, V _{DD} ¹	-0.5V to +7.0V
Output voltage, HV _{OUT} ¹	-0.5V to +230V
Logic input levels ¹	-0.5V to V _{DD} +0.5V
Ground current ²	1.5A
Continuous total power dissipation ³	3.4W
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C
Maximum junction temperature	+125°C
Thermal resistance $(\theta_{ja})^3$	29°C/W

Notes:


- Voltages are referenced to V_{ss}.
 Duty cycle is limited by the total power dissipated in the package.
- 3. 1.0oz 4-layer 3x4" PCB.

Pin Configuration



44-Lead QFN (K7) (top view)

Product Marking



Package may or may not include the following marks: Si or



44-Lead QFN (K7)

Operating Supply Voltages and Conditions

Sym	Parameter	Min	Тур	Max	Units	Conditions
$V_{_{\mathrm{DD}}}$	Logic supply voltage	4.5	-	5.5	V	
HV _{out}	High voltage output	-0.3	-	+220	V	
V _{IH}	High-level input voltage	0.8V _{DD}	-	V _{DD}	V	
V _{IL}	Low-level input voltage	0	-	0.2V _{DD}	V	
f _{CLK}	Clock frequency	-	-	16	MHz	
T _A	Operating free-air temperature	-40	-	+85	°C	

Notes:

Power-up sequence should be the following:

- 1. Connect ground.
- 2. Apply V_{DD} .
- 3. Set all inputs to a known state. Power-down sequence should be the reverse of the above.


DC Electrical Characteristics (Over operating supply voltages and temperature, unless otherwise noted)

Sym	Parameter	Min	Тур	Max	Units	Conditions	
I _{DD}	V _{DD} supply current		-	ı	25	mA	$f_{CLK} = 16MHz, f_{DATA} = 8.0MHz$
I _{DDQ}	Quiescent V _{DD} supp	-	-	100	μA	D _{IN} = 0V, all input logic pins = 0V, all outputs OFF	
I _{O(OFF)}	OFF state output co	-	ı	10	μA	All outputs high, all switches parallel	
I _{IH}	High-level logic inp	-	-	1.0	μA	$V_{IH} = V_{DD}$	
I _{IL}	Low-level logic inpu	-	-	-1.0	μA	V _{IL} = 0V	
V _{OH}	High level output	High level output		-	-	V	ID _{OUT} = -10mA
V	HV _{OUT}		-	-	15	V	IHV _{OUT} = +100mA
V _{OL}	Low level output	DATA OUT	-	-	1.0	V	ID _{OUT} = +10mA
V _{oc}	HV _{OUT} clamp voltag	-	-	-1.5	V	I _{OL} = -100mA	


AC Electrical Characteristics ($V_{DD} = 5.0V$, $T_j = 25^{\circ}C$)

Sym	Parameter	Min	Тур	Max	Units	Conditions
f _{CLK}	Clock frequency	-	-	16	MHz	
t _w	Clock high / low pulse width	31	-	-	ns	
t _{su}	Data setup time before clock falls	25	-	-	ns	
t _H	Data hold time after clock falls	10	-	-	ns	
t _{on}	Turn ON time, HV _{OUT} from Enable	ı	-	400	ns	$R_L = 2.0k\Omega$ to V_{PP} max
t _{DHL}	Delay time clock to data high to low	-	-	35	ns	C _L = 15pF
t _{DLH}	Delay time clock to data low to high	-	-	35	ns	C _L = 15pF
t _{DLE}	Delay time clock to LE low to high	20	-	-	ns	
t _{wle}	Width of LE pulse	20	-	-	ns	
t _{SLE}	LE set-up time before clock falls	20	-	-	ns	
C _{IN}	Digital logic input capacitance	-	-	15	pF	

Input and Output Equivalent Circuits



Switching Waveforms



Function Table

			Inputs		Outputs					
Function	Data	CLK	ΙĒ	BL	POL	Shift Reg 1 232	HV Outputs 1 232	Data Out		
All ON	Х	Х	Х	L	L	* **	ON ONON	*		
All OFF	Х	Х	Х	L	Н	* **	OFF OFFOFF	*		
Invert mode	Х	Х	L	Н	L	* **	* **	*		
Load S/R	H or L	↓	L	Н	Н	H or L **	* * *	*		
L and latabas	Х	H or L	1	Н	Н	* **	* * *	*		
Load latches	Х	H or L	1	Н	L	* **	* **	*		
Transparent latch mode	L	↓	Н	Н	Н	L **	OFF **	*		
	Н	\	Н	Н	Н	H **	ON **	*		

Notes.

H = high level, L = low level, X = irrelevant, ↓ = high-to-low transition, ↑ = low-to-high transition


^{* =} dependent on previous stage's state before the last CLK↓ or last LE high.

Pin Description

Pin Desc										
Pin #	Function	Description								
1	HV _{OUT} 22									
2	HV _{OUT} 21									
3	HV _{OUT} 20									
4	HV _{OUT} 19									
5	HV _{OUT} 18									
6	HV _{out} 17									
7	HV _{out} 16									
8	HV _{out} 15									
9	HV _{OUT} 14									
10	HV _{out} 13									
11	HV _{OUT} 12	High voltage outputs.								
12	HV _{OUT} 11									
13	HV _{OUT} 10									
14	HV _{OUT} 9									
15	HV _{OUT} 8									
16	HV _{OUT} 7									
17	HV _{OUT} 6									
18	HV _{OUT} 5									
19	HV _{OUT} 4									
20	HV _{OUT} 3									
21	HV _{OUT} 2									
22	HV _{out} 1									
23	DATA OUT	Data output pin.								
24	N/C									
25	N/C	No internal connection.								
26	N/C									
27	POL	Inverts the polarity of the HV _{OUT} pins								
28	CLK	Clock pin, shift registers shifts data on falling edge of input clock.								
29	VSS	Reference voltage, usually ground.								
30	VDD	Logic supply voltage.								
31	ΙĒ	Latch enable pin, data is shifted from shift register to latches on logic input high.								
32	DATA IN	Data input pin.								
33	BL	Blanking pin sets all HV _{OUT} pins ON or OFF depending upon state of polarity. See function table.								
34	N/C	No internal connection.								
35	HV _{OUT} 32									
36	HV _{оит} 31									
37	HV _{оυт} 30									
38	HV _{очт} 29									
39	HV _{OUT} 28	High voltage outputs								
40	HV _{OUT} 27	High voltage outputs.								
41	HV _{OUT} 26									
42	HV _{OUT} 25									
43	HV _{OUT} 24									
44	HV _{OUT} 23]								
Ce	enter Tab	Connect to VSS								

44-Lead QFN Package Outline (K7)

7.00x7.00mm body, 0.80mm height (max), 0.50mm pitch



Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symb	ol	Α	A1	А3	b	D	D2	E	E2	е	L	L1	θ
	MIN	0.70	0.00		0.18	6.85*	5.00 [†]	6.85*	5.00 [†]		0.45 [†]	0.00	0 °
Dimension (mm)	NOM	0.75	0.02	0.20 REF	0.25	7.00	5.15 [†]	7.00	5.15 [†]	0.50 BSC	0.55 [†]	-	-
(11111)	MAX	0.80	0.05		0.30	7.15*	5.25 [†]	7.15*	5.25 [†]		0.65 [†]	0.15	14 °

JEDEC Registration MO-220, Variation WKKD-3, Issue K, June 2006

Drawings not to scale.

Supertex Doc. #: DSPD-44QFNK77X7P050, Version A122309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited



^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.